High-Level Design of Soft IPs using C++ and SystemC
نویسندگان
چکیده
We present the investigation of the high-level design of soft IPs based on the meta-programming techniques. We distinguish the meta-programming techniques as follows: the internal (using capabilities of a single language), external (using two languages, where a meta-language performs modifications of a target language code), and extension-based ones. High-level languages such as C++/SystemC can play multiple roles in a system design as target languages, as well as meta-languages. We demonstrate the application of C++ and SystemC in the design of soft IPs using the meta-programming techniques and present the case studies: IP specialization, packaging, wrapping for fault-tolerance, and customisation.
منابع مشابه
Generation of Embedded Hardware/Software from SystemC
model (UML [10]), graphical finite state machine design environments (e.g StateCharts [11]), DSP graphical programming environments (e.g. Ptolemy [8]), or from synchronous programming languages (e.g Esterel [12]). A software generation from a high level model of operating system is proposed by several authors [13-16]. In [15], a software generation from SystemC is based on the redefinition and ...
متن کاملSystem-Level Verification Platform using SystemVerilog Layered Testbench & SystemC OOP
Systems have recently performed multiple functions through a combination of several IPs. SystemVerilog has useful components for modeling and verification at System-level. The OOP of SysemVerilog supports only single inheritance in a verification environment based on a layered testbench of SystemVerilog. It is restricted to construct environment verification. SystemC is a language for system le...
متن کاملSystem on Chips optimization using ABV and automatic generation of SystemC codes
In complex System on Chips (SoCs), system level platforms are built around a set of IPs including processor cores, memories and dedicated hardware (FPGA, ASIC). The better for modeling is using a single system level language during implementation. However, as IPs are in different languages, there is a need to several adaptations and conversion processes, hence making the platforms un-optimized....
متن کاملMacrocell Builder: IP-Block-Based Design Environment for High-Throughput VLSI Dedicated Digital Signal Processing Systems
We propose an efficient IP-block-based design environment for high-throughput VLSI systems. The flow generates SystemC register-transfer-level (RTL) architecture, starting from a Matlab functional model described as a netlist of functional IP. The refinement model inserts automatically control structures to manage delays induced by the use of RTL IPs. It also inserts a control structure to coor...
متن کاملEver considered SystemC ?
In recent years a lot of new C-based design languages have been developed. They all promise a smoother transition from a high level to a low level description of a hardware system. A disadvantage of these new languages is that a lot of simulation models of e.g. FPGA-cores are only available in standard languages like VHDL or Verilog. This makes it hard to develop a complete system with one of t...
متن کامل